Implementing Different Adder Structures in Verilog
-
Updated
Sep 3, 2019 - Verilog
#
hardware-designs
Here are 52 public repositories matching this topic...
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
calculator vhdl matrix-multiplication verilog xilinx hardware-designs xilinx-fpga low-level-programming xilinx-ise xilinx-vivado ic-design
-
Updated
Aug 12, 2017 - Verilog
Complex Programmable Logic Device (CPLD) Guide
awesome fpga hardware resources circuits verilog awesome-list hardware-designs logic-circuit cpld integrated-circuits awesome-resources logicgates awesome-resource
-
Updated
Jan 9, 2022 - Verilog
Solution to COA LAB Assgn, IIT Kharagpur
-
Updated
Jan 10, 2019 - Verilog
This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware architecture to accelerate the AV1 arithmetic encoder.
-
Updated
Oct 4, 2022 - Verilog
A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
fpga open-hardware eda digital-logic hardware-designs serialport icestorm uart-verilog iverilog verilog-components uart-interface
-
Updated
May 28, 2023 - Verilog
Extremely basic CortexM0 SoC based on ARM DesignStart Eval
-
Updated
Oct 8, 2018 - Verilog
Repository to store all design and testbench files for Senior Design
rtl verilog systemverilog hardware-designs testbenches xilinx-vivado hardware-security physical-unclonable-functions ring-oscillator
-
Updated
Apr 16, 2020 - Verilog
Brilliantly Radical Artificially Intelligent Neural Machine
neural-network hardware neuroscience hardware-architectures neurons hardware-designs neuron neuromorphic brain neuromorphic-hardware neuromorphic-computing neuromorphic-engineering
-
Updated
Dec 28, 2017 - Verilog
Practices related to the fundamental level of the programming language Verilog.
fpga verilog hardware-designs hdl multiplexer comparator xilinx-fpga verilog-components latch verilog-project frequency-divider sr-latch
-
Updated
Jan 16, 2023 - Verilog
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
vhdl verilog microprocessor hardware-designs computer-architecture gtkwave vlsi pipeline-processor risc-v rv32i verilator asic-design chip-design 5-stage-pipelined-processor rv32i-processor
-
Updated
Feb 3, 2025 - Verilog
Hardware designs modelled with verilog
cache verilog hardware-designs computer-architecture floating-point-multiplication register-file floating-point-adder pipelined-risc logic-unit
-
Updated
Mar 9, 2021 - Verilog
This repository contains the implementation of single cycle processor based on RISC-V ISA and implemented on "LOGISIM".
vhdl verilog microprocessor hardware-designs computer-architecture pipeline-processor rv32i single-cycle-processor 5-stage-pipeline 3-stagepipeline fetch-stage-pipeline
-
Updated
May 24, 2024 - Verilog
A complete classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
-
Updated
Sep 3, 2019 - Verilog
a graphical card for displaying text on VGA text mode by D-Sub port
-
Updated
Mar 14, 2021 - Verilog
Simple queue management system
-
Updated
Aug 3, 2023 - Verilog
RTL description, synthesis and physical design of a 4-stage pipelined 32bit RISC processor
vhdl embedded-systems hardware-designs computer-architecture dlx digital-design risc-processor dlx-instruction-set rtl-design dlx-processor
-
Updated
Dec 22, 2022 - Verilog
This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.
vhdl verilog hardware-designs gtkwave pipeline-processor system-verilog rv32i verilator verilog-codes risc-v-assembly single-cycle-processor muhammadtalhasami-github- rv32i-processor fetch-stage-pipeline risc-v-processor risc-v-pipeline verilog-code-examples system-verilog-codes risc-v-processor-images single-cycle-processor-gtkwave-image
-
Updated
Aug 10, 2024 - Verilog
Dosage is a 20 bit risc cpu, based on Harvard architecrure aimed for educational purposes.
-
Updated
Aug 26, 2023 - Verilog
Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.
-
Updated
Apr 13, 2017 - Verilog
Improve this page
Add a description, image, and links to the hardware-designs topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hardware-designs topic, visit your repo's landing page and select "manage topics."