#

Verilog

Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

Here are 49 public repositories matching this topic...

icestudio

FPGAwars / icestudio

❄️ Visual editor for open FPGA boards

javascript editor fpga ide blocks verilog icestorm lattice icestudio

Updated Aug 19, 2025
JavaScript

platformio / platformio-vscode-ide

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

debugger iot microcontroller embedded fpga hardware vscode platformio verilog

Updated Jan 11, 2025
JavaScript

platformio / platformio-atom-ide

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

atom debugger iot arduino esp8266 build microcontroller embedded fpga libraries hardware esp32 ide mbed platformio verilog lattice

Updated Sep 14, 2020
JavaScript

microdynamics-cpu / tree-core-ide

🌳 The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.

webgl processor ide waveform riscv chisel3 verilog vscode-extension simualtion

Updated Sep 17, 2022
JavaScript

tree-sitter / tree-sitter-verilog

SystemVerilog grammar for tree-sitter

tree-sitter parser grammar verilog hacktoberfest

Updated Nov 11, 2024
JavaScript

vga-playground

TinyTapeout / vga-playground

Playground for VGA projects on Tiny Tapeout

simulator simulation verilog hdl vga tinytapeout

Updated Sep 21, 2025
JavaScript

raczben / fliplot

HTML & Js based VCD viewer

simulation vhdl waveform verilog hdl vcd waveform-viewer

Updated Aug 1, 2025
JavaScript

Adancurusul / EveIDE_LIGHT

A lightweight IDE that supports verilog simulation and RISC-V code compilation

lightweight fpga ide compile verilog simulate risc-v automatic-instantiation

Updated Jul 26, 2022
JavaScript

Arjun-Narula / Traffic-Light-Controller-using-Verilog

the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.

traffic verilog vivado verilog-hdl traffic-light traffic-sign-recognition vivado-hls verilog-programs verilog-simulator verilog-project verilog-code vivado-simulator

Updated Jul 18, 2020
JavaScript

wavedrom / vcd

Value Change Dump (VCD) parser

verilog hdl hacktoberfest

Updated Jan 6, 2025
JavaScript

drom / reqack

🔁 elastic circuit toolchain

verilog hdl hacktoberfest hardware-description-language

Updated Dec 2, 2024
JavaScript

norandomtechie / ece270-simulator

Source code for Web-Based Verilog Simulation Platform in ECE 27000 at Purdue University

nodejs javascript css c html simulator fpga simulation verilog

Updated Jul 2, 2025
JavaScript

wavedrom / doppler

Doppler effect on WaveForms

vhdl verilog hacktoberfest

Updated Sep 1, 2025
JavaScript

wavedrom / verilog

wavedrom to verilog converter

verilog wavedrom

Updated Sep 14, 2021
JavaScript

cvonk / FPGAmath

Verilog HDL implementations of adders/subtractor, multiplier, divider and square root. As well as HTML simulations.

fpga math verilog xilinx system-verilog verilog-hdl althera

Updated Apr 29, 2022
JavaScript

wavedrom / inspect

design hierarchy inspector React component

vhdl verilog hacktoberfest

Updated Apr 20, 2021
JavaScript

ucsbieee / arcade

6502 Arcade Machine by UCSB IEEE

fpga assembly verilog 65c02 fusesoc ben-eater-6502 cmod-a7

Updated Feb 13, 2022
JavaScript

JeffDeCola / control-fpga-via-raspi-and-webserver

Control a FPGA via a Raspberry Pi and a Webserver.

go golang raspberry-pi gpio fpga webserver verilog xilinx-fpga raspi xilinx-vivado pmod arty-s7

Updated Apr 20, 2025
JavaScript

siyaofa / siyaofa.github.io

Siyaofa - 个人博客 - 兴趣

python c opencv cplusplus cpp pid verilog

Updated Mar 24, 2021
JavaScript

AUCOHL / Classic-Playground

A playground based on the classic version of the Cloud V IDE

eda verilog verilog-hdl verilog-simulator online-ide

Updated Mar 23, 2021
JavaScript

Followers: 491 followers
Website: github.com/topics/verilog
Wikipedia: Wikipedia