Verilog
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.
Here are 220 public repositories matching this topic...
GPGPU microprocessor architecture
-
Updated
Nov 8, 2024 - C
A Compiler for the Popr Language
-
Updated
Jan 7, 2021 - C
Sol-1: A CPU/Computer System made from 74 series logic.
-
Updated
Oct 25, 2025 - C
Small Processing Unit 32: A compact RV32I CPU written in Verilog
-
Updated
May 30, 2022 - C
PDP-6 Emulator
-
Updated
Jul 30, 2025 - C
Apple II FPGA Co-Processor
-
Updated
Jul 12, 2025 - C
High Speed USB 2.0 capture device based on miniSpartan6+
-
Updated
May 26, 2020 - C
SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)
-
Updated
Aug 2, 2025 - C
The collective code required for completing a 4-year B.Tech Computer Science Engineering Course.
-
Updated
Jun 8, 2022 - C
- Followers
- 491 followers
- Website
- github.com/topics/verilog
- Wikipedia
- Wikipedia