asic
Here are 71 public repositories matching this topic...
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
Sep 15, 2025 - Python
Allo: A Programming Model for Composable Accelerator Design
-
Updated
Nov 7, 2025 - Python
A seamless python to Cadence Virtuoso Skill interface
-
Updated
Feb 26, 2025 - Python
Cryptocurrency ASIC mining hardware monitor using a simple web interface
-
Updated
May 1, 2023 - Python
ASIC implementation flow infrastructure
-
Updated
Nov 8, 2025 - Python
Control and status register code generator toolchain
-
Updated
Oct 10, 2025 - Python
A simplified and standardized interface for Bitcoin ASICs.
-
Updated
Nov 3, 2025 - Python
Control and Status Register map generator for HDL projects
-
Updated
May 24, 2025 - Python
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
-
Updated
Nov 5, 2025 - Python
Generate UVM register model from compiled SystemRDL input
-
Updated
Nov 5, 2025 - Python
Configurable AES-GCM IP (128, 192, 256 bits)
-
Updated
Aug 27, 2025 - Python
A flexible and scalable development platform for modern FPGA projects.
-
Updated
Oct 27, 2025 - Python
Improve this page
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."