Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
-
Updated
Mar 28, 2026 - Python
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
Simulation and implementation flow for hardware description languages
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
Semantic compatibility analysis and configurable quality gates for SystemRDL specifications. Detects firmware-breaking register changes, produces CI reports and provides scalable exploration of large register maps.
Tapeout Object Format (.tapeout) - flat-text hardware integration contract (parser + emitter)
SystemRDL lexer for Pygments syntax highlighting
Open-source, local-first SoC collateral consistency checker for RTL, Liberty, LEF/DEF, IP-XACT, SystemRDL, SDC, UPF, connectivity CSV, package maps, CDL/GDS, and C headers.
A layered pyuvm verification environment on a 16550-style APB UART, from RTL to GDS. Built from the ChipForAll template.
To associate your repository with the systemrdl topic, visit your repo's landing page and select "manage topics."