#

quartus2

Here are 33 public repositories matching this topic...

LelePG / implementacoes_VHDL

Implementações feitas em VHDL nas disciplinas de Circuitos Digitais I, Circuitos Digitais II e Sistemas Digitais Avançados

vhdl pt-br faculdade ptbr quartus2 circuitos-digitais trabalhos-academicos ufpel

Updated Jun 30, 2021
HTML

marcelovalois / projetoULA

Projeto de uma ULA feito em Quartus II para a disciplina de Sistemas Digitais (2019.1)

Updated Jul 17, 2020
HTML

rusito-23 / arki

Quartus II Pipelined Processor

pipeline-processor system-verilog quartus2

Updated Nov 14, 2019
SystemVerilog

jesusjimsa / Desarrollo-de-Hardware-Digital-UGR

Prácticas de la asignatura de Desarrollo de Hardware Digital en la UGR

fpga vhdl ugr altera quartus quartus2 dhd

Updated May 30, 2019
VHDL

abdelrahman-alaa-10 / FIFO_Memory

A digital design implementation of a FIFO memory circuit using VHDL simulated in Quartus.

electronics vhdl hardware-designs quartus2

Updated Jun 11, 2024
VHDL

LukaSimovic / Catch-the-square-FPGA

The player needs to click on the square with a computer mouse before it disappears. The score is shown on the seven-segment FPGA board display.

fpga vhdl quartus2

Updated Oct 7, 2021
VHDL

zenek65 / Quartus-HEX-16bit

convert avr 8bit intel HEX to Altera 16 bit HEX format

lazarus pascal avr hex intel altera mif quartus2 i16

Updated Feb 25, 2024
Pascal

Charlie-Ramirez-Animation-Studios-de-MX / VHDL-Basicos

Programas Basicos en Lenguaje VHDL de Diseño Logico y Diseño de Circuitos Digitales para Uso y simulacion con QuartusII y los FPGA Cyclone III de Altera (Compilados y compatibles con la FPGA EP3C16F484C6N) Para Practica en la Licenciatura de Ingenieria Electrica Electronica e Ingenieria en Computación Bajo Licencia MIT

fpga vhdl altera unam quartus vhdl-examples quartus2 altera-quartus

Updated Jun 3, 2024
VHDL

daerong / VHDL_Study

Quartus II, MX6Q를 사용한 HDL 학습

verilog quartus2

Updated Jun 26, 2018
VHDL

markods / FpgaTetris

vhdl fpga-game bdf tetris-game quartus2

Updated Jul 1, 2023
VHDL

AtlasFPGA / PINOUT_ATLAS_CYC1000

Subida del fichero TCL asociado al pineado de la placa CYC1000, Con sus múltiples variantes recogidas en un fichero de texto.

tcl openhardware quartus2 cyc1000 pinout-map atlasfpga

Updated Dec 11, 2023

jimfangx / DE2-70-Bringup

Assorted Verilog that brings up different elements (VGA, Ethernet, Switches, LED, LCD, etc.) of the terasIC DE2-70 Development Board.

fpga verilog ethernet altera modelsim vga nios2 vga-controller quartus2 terasic de2-70

Updated Jun 26, 2024
C

Chrisdeleon91 / Altera-DE1-VGA-Interface

Integrated and programmed a VGA Interface using the Altera DE1 to output in synchronization with a custom programmed finite-state machine.

fsm vhdl intel finite-state-machine quartus-prime vga-driver vga-controller altera-fpga vhdl-coursework quartus2 altera-de1

Updated Feb 7, 2023
VHDL

Everloom-129 / ECE385-Digital-Systems-Lab

The goal of ECE 385 course is to teach students to design, build, and test/debug a digital system, which can be a 16-bit microprocessor, a dedicated logic core, or a system-on-a-chip (SoC) platform

systemverilog system-programming system-on-chip quartus2 ece385

Updated May 28, 2024
Verilog

MoeeinAali / CE323-CA

Solutions to Dr. Arshadi's CE323: Computer Architecture Course (Sharif University of Technology - Spring 2024)

architecture logic circuit proteus quartus quartus2

Updated Jun 19, 2024
TeX

joonicks / BizzasCPU

Bizzas CPU design

fpga quartus 8-bit-cpu quartus2 cpu-design

Updated Oct 31, 2021
C

andrerocco / sistemas-digitais-multiplicadores

Diferentes multiplicadores implementados em hardware.

fpga vhdl vhd quartus2

Updated Nov 24, 2022
VHDL

Erfangholiz / My-VHDL

A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.

vhdl verilog logic-gates modelsim verilog-hdl logic-circuit logical-gates quartus vhdl-code logical-circuits vhdl-examples verilog-project quartus2 verilog-code

Updated May 24, 2024
Verilog

pa-tiq / DE0_FIR_Filter

FIR filter for Altera DE0 EP3C16F484C6N Created on top of SURF VHDL FIR Filter

Updated Dec 6, 2020
VHDL

LoicKonan / Logic-Design

Logic Design.

vhdl boolean-expression logic-gates boolean-algebra quartus2

Updated Apr 16, 2022
VHDL

Improve this page

Add a description, image, and links to the quartus2 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the quartus2 topic, visit your repo's landing page and select "manage topics."