Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
-
Updated
Nov 25, 2020 - Verilog
Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
A collection of Verilog-based digital design projects, from basic gates to complex modules like ALUs, FSMs, and memory units. Ideal for learning RTL design and synthesis.
2D Platformer on Basys3 FPGA
Design and Testbench codes.
NTUEE IC Design 23Fall HW4
Digital System Design Verilog Implementation
NTUEE IC Design 23Fall HW3
Projeto final da disciplina Laboratório de Circuitos Lógicos - Sistema de Segurança Residencial.
Implementing Hands-on Project of Verilog-HDL
Design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications: Master-Slave Self-Checking Testbenches for the Master and Slave
A collection of digital circuits using Verilog.
Digital Circuit Design projects implemented using VHDL, Verilog
Collection of Verilog modules implementing basic digital logic gates.
A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.
VARILAG LAGIK
Verilog file for a parameterized Carry Lookahead Adder (CLA), Lookahead Carry Unit and Generate/Propagate are combined
Embedded Systems Lab Work
Simulate and analyze fundamental logic gates using Icarus Verilog and GTKWave. This project provides a modular Verilog implementation and a comprehensive testbench for precise validation, offering valuable insights into digital design workflows for VLSI professionals.
Add a description, image, and links to the logic-gates topic page so that developers can more easily learn about it.
To associate your repository with the logic-gates topic, visit your repo's landing page and select "manage topics."