amba

Star

Here are 37 public repositories matching this topic...

arka-lsik / AHB-to-APB

Star

AHB2APB Bridge Converter

communication protocol rtl bridge verilog modelsim amba mastersalve

Updated Jul 20, 2024
Verilog

ganesh-rgb / System-on-chip-Protocols

Star

In this repository, I have published my knowledge gained while working on reusable System on chip (SOC) Projects implementation using Verilog, System Verilog, UVM

amba

Updated Nov 1, 2024

namu00 / AMBA_AHB_lite

Star

AMBA AHB-lite studyroom

arm bus verilog amba ahb3-lite

Updated Jul 25, 2023
Verilog

iDoka / statistics-acquisition-module

Star

Statistics Acquisition Module on Verilog

statistics asic generator fpga gdb rtl debug verilog xilinx hdl vlsi axi amba

Updated Jun 21, 2021

rodrigomelo9 / amba

Star

A presentation about Advanced Microcontroller Bus Architecture

axi amba apb ahb

Updated Aug 22, 2024
SystemVerilog

Scwarzcopv / sistem_pakar_amba

Star

Sistem Pakar Amba

amba

Updated Sep 25, 2024
SCSS

anmol109 / AMBA-AXI4-Lite

Star

An implementation of AMBA AXI4Lite on an FPGA using verilog

fpga rtl verilog axi amba

Updated Aug 14, 2022
Verilog

substate-tech / ambel

Star

AMBEL is a Chisel library for generating AMBA components

fpga chisel3 verilog amba apb

Updated Apr 18, 2024
Scala

signature-ip-ai / amba-tlm

Star

AMBA TLM Library

arm tlm systemc chi amba axi4

Updated May 16, 2024
C++

Ghonimo / Formal-Verification-of-an-AHB2APB-Bridge

Star

Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation.

verification abp uvm formal-verification amba ahb harward computer-ar assertion-based-verification ahb2

Updated Mar 23, 2024
SystemVerilog

RISMicroDevices / OpenNCB

Star

Open-source Non-coherent CHI Bridge (CHI SN-F to AXI-4 bridge)

bus chisel chisel3 soc chi axi amba protocol-converter axi4 amba-axi soc-design amba-chi protocol-bridge

Updated Oct 9, 2024
Scala

plasoc / axiplasma

Star

AXI/MIPS SoC developed in VHDL with FreeRTOS port. Capable of running either preemptively or cooperatively.

c real-time mips vhdl operating-system freertos xilinx vivado system-on-chip axi amba

Updated Mar 19, 2018
VHDL

This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by version of the ARM instruction set, release and name. In 2005, ARM provided a summary of the numerous vendors who implement ARM cores in their design.