Adds S-Mode to GC cores, allowing instantiation of msu_vp cores#22

eyck merged 59 commits intomainMinres/DBT-RISE-RISCV:mainfrom

developMinres/DBT-RISE-RISCV:developCopy head branch name to clipboard