Skip to content

Adds S-Mode to GC cores, allowing instantiation of msu_vp cores #22

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
eyck merged 59 commits into from
Aug 27, 2025

addresses #23, adding handling of INSTRET and INSTRUCTION register, a…

8643187
Select commit
Loading
Failed to load commit list.
Merged

Adds S-Mode to GC cores, allowing instantiation of msu_vp cores #22

addresses #23, adding handling of INSTRET and INSTRUCTION register, a…
8643187
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs