Chipyard 1.3 Release #500
Merged
Chipyard 1.3 Release #500
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Still need to work on the asm-test/benchmark integration
Also begin power integration
[ci skip]
Target-Facing Support for Multiclock Simulation in FireSim
* [make] split up specific make vars/targets into frags * [make] move dramsim and max-cycles into SIM_FLAGS * [misc] move ariane configs to configs/ folder
This adds an additional layer (ChipTop) between the System module and the TestHarness. The IOBinder API is now changed to take only a single parameter (an Any) and return a 3 things: The IO port(s), the IO cell(s), and a function to call inside the test harness, which is analogous to the old IOBinder function, except that it takes a TestHarness object as an argument instead of (clock, reset, success). * A new Top-level module, ChipTop, has been created. ChipTop instantiates a "system" module specified by BuildSystem. * BuildTop now builds a ChipTop dut module in the TestHarness by default * A new BuildSystem key has been added, which by default builds DigitalTop (previously just called Top) * The IOBinders API has changed. IOBinders are now called inside of ChipTop and return a tuple3 of (IO ports, IO cells, harness functions). The harness functions are now called inside the TestHarness (this is analogous to the previous IOBinder functions). * IO cell models have been included in ChipTop. These can be replaced with real IO cells for tapeout, or used as-is for simulation. * The default for the TOP make variable is now ChipTop (was Top)
Small CI Improvements
Hammer sim integration
Dsptools example cleanup
Gemmini v0.3 Bump
Fix submodule update
Fix small issues with hammer-sim dut name and flags. It would be cool to only build dramsim when our config includes dramsim but this matches the way the other simulators handle this in chipyard. We also strip out empty CC flags because hammer doesn't prune these. Its unclear whether the hammer should handle this itself or not, if it eventually does we can remove this check.
Add dramsim_lib as a dependency of hammer sims
Symlink dramsim2 into hammer-sims rundirs update some hammer generated makefile targets that were missed before bump barstools to get an iocell fix
Bump Submodules
More fixes for post-syn/par hammer simulations
alonamid
changed the title
Add changelog for 1.3.0 release
FireSim 1.10.0 Bump + Barstools branch update
Remove midasexamples
davidbiancolin
approved these changes
Jun 1, 2020
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Developers: Please add descriptions of your changes to this PR as your PRs are merged into Dev
Added
firrtl-test.jar(Assemble the firrtl-test.jar and put it in its own directory #551)Changed
1872f5d(including stage/phase compilation) (Stage / Phase RC Bump #503,Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 #544)Fixed
debugrule in Verilator (Fix bug in verilator Makefile for 'debug' rule #513)Deprecated
Removed