Skip to content

Pull requests: ucb-bar/chipyard

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

[bug fix]: bpd sram rw the same addrparts
#2314 opened Nov 15, 2025 by isaac12380 Loading…
build-setup: add per-step timing table at end of run
#2312 opened Nov 7, 2025 by reed-nicolas Loading…
6 of 16 tasks
Add CORDIC accelerator (RoCC + MMIO configs, test programs)
#2302 opened Sep 27, 2025 by wilis0822 Loading…
16 tasks
Demonstration on how to run CI
#2278 opened Aug 29, 2025 by abejgonzalez Loading…
16 tasks
Update to GCC 14.2 changelog:changed
#2140 opened Dec 3, 2024 by jerryz123 Loading…
16 tasks
Add support for Xilinx zcu102 board rev1.1
#2117 opened Nov 6, 2024 by Jerryy959 Loading…
6 of 18 tasks
Could you please help me check my prototype for zcu102?
#2109 opened Nov 4, 2024 by Jerryy959 Loading…
5 of 16 tasks
Bump ara
#2097 opened Oct 24, 2024 by jerryz123 Loading…
16 tasks
Add reset pipeline support changelog:added DO NOT MERGE
#1983 opened Aug 8, 2024 by jerryz123 Loading…
16 tasks
[WIP] Bare Metal VCU118 Capability
#1892 opened May 31, 2024 by BMorgan1296 Draft
5 of 16 tasks
Bringup gpios on vc707 target
#1872 opened May 3, 2024 by jerryz123 Draft
16 tasks
Add Verilog blackbox TLDevice example changelog:added
#1827 opened Mar 17, 2024 by jerryz123 Loading…
16 tasks
Force specific locale changelog:fixed
#1528 opened Jun 19, 2023 by jerryz123 Loading…
1 of 16 tasks
[WIP] Many-core config
#1404 opened Mar 16, 2023 by jerryz123 Draft
16 tasks
Add rocc-to-noc example changelog:added
#1380 opened Mar 6, 2023 by jerryz123 Loading…
7 of 16 tasks
Improve readability for vcu118 fpga code
#1274 opened Nov 23, 2022 by Lorilandly Draft
5 of 16 tasks
Add support for Digilent Genesys 2 board
#784 opened Feb 2, 2021 by yqszxx Loading… 1.8.0
ProTip! Filter pull requests by the default branch with base:main.