Simple VHDL examples using ghdl as compiler and wave generating
-
Updated
Jun 21, 2022 - VHDL
#
vhdl-testbench
Here are 24 public repositories matching this topic...
all projects of vhdl course of university
-
Updated
Sep 19, 2021 - VHDL
Forked from ZIKOAR's 32-bit-processor-with-vhdl repository.
cpu mips processor vhdl mips-architecture 32-bit vhdl-verification vhdl-code vhdl-fpga vhdl-testbench vhdl-language
-
Updated
Feb 27, 2025 - VHDL
A resource-friendly VHDL model for large memory simulations
-
Updated
Sep 26, 2021 - VHDL
Reusable HDL modules, packages, and testbench utilities for FPGA and ASIC development, supporting both VHDL and Verilog.
simulation vhdl rtl hdl testbenches osvvm vunit vhdl-modules vhdl-code vhdl2008 vhdl-testbench eda-playground
-
Updated
Sep 25, 2025 - VHDL
This repository contains the source codes for design of circuits written in VHDL using Xilinx (14.7), which were practiced as a part of my CA lab during my BTech 4th semester.
college-assignment vhdl xilinx ise xilinx-ise fgpa vhdl-modules vhdl-code circuit-design vhdl-examples vhdl-testbench spartan3-fpga xilinx-ise-design-suite
-
Updated
May 30, 2024 - VHDL
A 32-bit VHDL processor with 26 instructions, including jumps, branches, and function calls. Implementing an FSM for execution control and testing using Quartus and ModelSim.
cpu mips processor vhdl mips-assembly mips-architecture mips32 vhdl-code vhdl-fpga vhdl-testbench vhdl-language
-
Updated
Feb 25, 2025 - VHDL
A VHDL code base that contains Utility Packages for both HDL and Testbenches
simulation vhdl rtl hdl testbenches osvvm vunit vhdl-modules vhdl-code vhdl-testbench eda-playground
-
Updated
Aug 19, 2025 - VHDL
-
Updated
Oct 22, 2022 - VHDL
-
Updated
Mar 9, 2022 - VHDL
An implementation of MIPS microprocessor (Single-Cycle) in VHDL with a testbench avaliable.
-
Updated
Oct 10, 2024 - VHDL
Final Project - Reti Logiche. Politecnico di Milano, A.A. 2019-2020
-
Updated
Dec 22, 2020 - VHDL
implementation of 4-bit BCD up/down counter. The counter work as follows: ● If input X = 0, the counter counts up. Otherwise, it counts down. ● If counting up, the counter’s value should be: 0000, 0001, 0010... ● If counting down: 0010, 0001, 0000...
-
Updated
Oct 7, 2022 - VHDL
VHDL implementation of Up counter.
-
Updated
Dec 6, 2020 - VHDL
A Time-Based Clap Lock Mechanism in Lower-Level Machine Implementation. Created by 4-Member Team VHDL Project in CPE 016 — Introduction to VHDL | Implemented in HDL 2008.
vhdl vhdl08 vhdl-modules time-based vhdl-examples vhdl-testbench vhdl-clap-lock lower-level-machine lock-mechanism
-
Updated
Dec 8, 2020 - VHDL
-
Updated
Jul 18, 2021 - VHDL
The PWM (Pulse Width Modulation) Generator creates a PWM signal to control PWM-driven devices. It allows configurable clock and PWM frequencies via generics. The duty cycle, input as a 7-bit signal, adjusts the proportion of time the signal is high.
-
Updated
Jul 4, 2024 - VHDL
Aqui eu tento documentar o que fiz enquanto estudava a linguagem de descrição de hardware VHDL. Pretendo aumentar a lista e categorizar também.
-
Updated
Jan 9, 2022 - VHDL
Improve this page
Add a description, image, and links to the vhdl-testbench topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vhdl-testbench topic, visit your repo's landing page and select "manage topics."