nexys-video

Star

Here are 12 public repositories matching this topic...

eugene-tarassov / vivado-risc-v

Star

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

linux fpga boom riscv xilinx vivado risc-v nexys-video vc707 rocketchip genesys2 kc705 arty-a7

Updated Jul 13, 2026
Tcl

ZipCPU / videozip

Star

A ZipCPU SoC for the Nexys Video board supporting video functionality

fpga gplv3 verilog hdmi soc system-on-chip verilator zipcpu nexys-video

Updated Nov 13, 2024
Verilog

GSTL-ITU / HORNET-RV32IMF

Star

A 5-stage pipelined RV32IMF RISC-V SoC optimized for FPGA (Nexys Video/4-DDR). Features a custom IEEE-754 FPU, interrupt-driven UART, and various peripherals.

fpga verilog vivado computer-architecture itu soc risc-v fpu nexys-video edge-ai nexys-4-ddr

Updated Mar 17, 2026
C

suoglu / AXI-lite-slave

Star

Slaves for AXI-lite interface

gpio fpga basys3 arty nexys-video axi-lite

Updated Aug 3, 2023
Tcl

AmirhosseinR / VeeRwolf

Star

VeeRwolf (a platform for the VeeR family of RISC-V cores) for Nexys Video Board: https://github.com/chipsalliance/VeeRwolf

risc-v nexys-video veerwolf

Updated Sep 4, 2023
Verilog

UCL-Proton-Beam-Therapy / vhdl-vivado-basic

Star

A guide on how to write basic FPGA programming in VHDL and its implementation. This targeted the one who has no experience with Vivado.

fpga vhdl vivado vhdl-examples nexys-video fpga-programming

Updated Oct 30, 2024
Tcl

sadman-uddin-ahmed / hybrid-fpga-cnn-gru-autonomous-driving

Star

Hybrid FPGA-CNN-GRU autonomous-driving perception with W8A8 Verilog CNN feature extraction, FPGA-native streaming dataflow, four-frame temporal buffering, and 353.93x FPGA acceleration at 50 MHz.

machine-learning computer-vision fpga cnn pytorch embedded-systems gru verilog vivado fixed-point autonomous-driving quantization hardware-acceleration basys3 fpga-accelerator nexys-video artix-7 rtl-design streaming-dataflow

Updated Aug 19, 2026
Verilog

DavidRichardson02 / AquaFusion_Sonar_Vision_System_Phase_4

Sponsor

Star

Nexys Video FPGA sensor-fusion HUD integrating Pcam 5C camera input, sonar acquisition, CDC-safe telemetry snapshots, HDMI compositing, OLED telemetry, and debug outputs.