A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
-
Updated
Jul 21, 2025 - VHDL
Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
VHDL Guide
Microprocessor without Interlocked Pipelined Stages (MIPS) architectures implemented in single-cycle and multi-cycle formats.
An 8-bit processor in VHDL based on a simple instruction set
A simple VHDL code that describes the hardware needed to implement a vending machine
A collection of code from CDA 4240C: Design of Digital System and Lab
This is a very simple implementation for a network switch using VHDL. It was a one of my class projects so use it however you want to learn
Time domain to logarithmic frequency domain converter, as the polyphase FFT do for the linear.
Traffic Light System designed in VHDL for Digital System Design Course in EPFL BA2 (IC Section) Grade: 100%
A set of code examples for Tang Nano 1K FPGA board.
The project involves designing an 8-bit Arithmetic Logic Unit (ALU) using VHDL. The ALU performs eight different operations based on a 3-bit opcode, making it a fundamental component in digital circuits and processors. The implementation includes both the ALU module and a testbench to verify its functionality.
Implementing a 4-bit Kogge Stone Adder (a type of carry-tree adder) in VHDL using XIlinx Vivado
In this repository, I'll provide a simple, organized collection of VHDL designs and tutorials to help anyone learn and practice digital design using VHDL.
Course Project for EE224 (Digital Systems) offered in Autumn 2023
UVM based Verification of SPI_Protocol and I2C_Protoccol. A Serial intra System Communication Peripheral Protocol
Communication of a CPLD with the analog-to-digital converter ADC0832 (modeled in VHDL)
Yahtzee game designed in VHDL for Digital System Design Course in EPFL BA2 (IC Section) Grade: 88.89%
This is a simple CPU descripted in vhdl.