SystemVerilog/UVM verification of a registered P4 adder and windowed register file, with coverage, synthesis results, report, and slides.
vhdl rtl systemverilog code-coverage uvm ral digital-design functional-verification questa hardware-verification functional-coverage
-
Updated
Oct 2, 2026 - TeX