#

chip-design

Here is 1 public repository matching this topic...

maximyudayev / CacheMatic

Open-source parametrizeable cache sub‑system generator in Chisel lang for RISC‑V systems

cpu cache chisel riscv computer-architecture risc-v chip-design

Updated Nov 3, 2025
Scala

Improve this page

Add a description, image, and links to the chip-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the chip-design topic, visit your repo's landing page and select "manage topics."