This repository contains the design and implementation of a complete and advanced 8-bit ALU (Arithmetic Logic Unit), designed in the Quartus environment using the schematic (Block Diagram) method.
-
Updated
Jul 18, 2026 - VHDL
#
blockdiagrams
Here are 2 public repositories matching this topic...
This project involves the design, simulation, and implementation of a 16-bit Microprocessor based on a custom Simple Instruction Set Architecture (ISA). The core objective was to implement and compare two different CPU architectures (Single Cycle & Pipeline) to optimize processing performance.
pipeline isa modelsim verilog-hdl quartus-prime single-cycle teamwork-project blockdiagrams cpu16bit
-
Updated
Jul 23, 2026 - HTML
Add this topic to your repo
To associate your repository with the blockdiagrams topic, visit your repo's landing page and select "manage topics."