Skip to content
This repository was archived by the owner on Mar 18, 2024. It is now read-only.

Add basic code intelligence for Pascal, Verilog, and VHDL #200

Merged
merged 5 commits into from
Jan 28, 2020

Conversation

creachadair
Copy link

@creachadair creachadair commented Jan 28, 2020

For the results of this change to be visible in the UI, you must also sync Sourcegraph past https://github.com/sourcegraph/sourcegraph/pull/8079.

Fixes https://github.com/sourcegraph/sourcegraph/issues/4915.

Copy link
Contributor

@chrismwendt chrismwendt left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

M. J. Fromberger added 5 commits January 28, 2020 10:02
A tool to partly automate seeding basic intel support, by parsing
universal-ctags output for supported languages. A human must vet the output
since ctags does not have enough data to infer comment style or derive
applicable filtering rules.
Fold together Verilog and SystemVerilog since the syntax is the same.
@creachadair creachadair changed the title WIP: Add basic intel for Pascal, Verilog, and VHDL Add basic code intelligence for Pascal, Verilog, and VHDL Jan 28, 2020
@creachadair
Copy link
Author

Thanks, your Verilog example was nicer than the one I was using.

@creachadair creachadair marked this pull request as ready for review January 28, 2020 18:08
@creachadair creachadair requested a review from a team as a code owner January 28, 2020 18:08
@creachadair creachadair requested a review from a team January 28, 2020 18:08
@felixfbecker felixfbecker removed the request for review from a team January 28, 2020 18:09
@creachadair creachadair merged commit e1f9889 into master Jan 28, 2020
@creachadair creachadair deleted the mjf-scrape-ctags branch January 28, 2020 19:16
creachadair pushed a commit that referenced this pull request Jan 28, 2020
creachadair pushed a commit that referenced this pull request Jan 28, 2020
@mpettigr
Copy link

Here's an ethernet mac written in verilog if needed.
https://github.com/freecores/ethmac/tree/master/rtl/verilog

Bunch of different VHDL library elements
https://github.com/xesscorp/VHDL_Lib

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Add Verilog, Systemverilog, and VHDL language extension
3 participants