Skip to content
This repository was archived by the owner on Mar 18, 2024. It is now read-only.

Add basic code intelligence for Pascal, Verilog, and VHDL #200

Merged
merged 5 commits into from
Jan 28, 2020
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
34 changes: 34 additions & 0 deletions languages.ts
Original file line number Diff line number Diff line change
Expand Up @@ -552,4 +552,38 @@ export const languageSpecs: LanguageSpec[] = [
},
stylized: 'R',
},
{
handlerArgs: {
languageID: 'pascal',
fileExts: ['p', 'pas', 'pp'],
commentStyle: {
// Traditional: (* this is a comment *)
// Customary: { this is also a comment }
block: {
startRegex: /(\{|\(\*)\s?/,
endRegex: /(\}|\*\))/,
},

// TODO: Some Pascal implementations support //-comments too.
// Is that common enough to support here?
},
},
stylized: 'Pascal',
},
{
handlerArgs: {
languageID: 'verilog',
fileExts: ['sv', 'svh', 'svi', 'v'],
commentStyle: cStyle,
},
stylized: 'Verilog',
},
{
handlerArgs: {
languageID: 'vhdl',
fileExts: ['vhd', 'vhdl'],
commentStyle: { lineRegex: /--+\s?/ },
},
stylized: 'VHDL',
},
]
Loading