improve RISC-V multi core boot #132
+143
−115
Draft
Loading