-
Notifications
You must be signed in to change notification settings - Fork 1.2k
Sync dev into master #3757
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Merged
Sync dev into master #3757
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Largely follows TileParams / CanAttachTile.
NullIntSource acts as an additional cease source node that always produces 0, and this breaks AND'ing all cease sources to produce cluster-wide cease (which is used at the ChipyardSubsystem to terminate simulation.)
…to ucb-bar-master
Update dev with master
…into upstream-master
Changes to the Cluster API used by the GPU Project
Fix filtering tiles with supervisor for seipNodes
This feature is being removed from Chisel 7: chipsalliance/chisel#4717 These custom annotations aren't used by `firtool`, so their removal doesn't impact that tool's outputs.
Remove most Chisel Annotations
This is required for the new Chisel annotations API: chipsalliance/chisel#4643
The `ChiselAnnotation` API is going away in Chisel 7. Also in Chisel 7, this trait can be replaced by `chisel3.util.experimental.InlineInstanceAllowDedup`: chipsalliance/chisel#4508
Update to Chisel 6.7, use new annotation API
Fix circuitIdentity in Xbars
If a user enables AXI4 Monitors (using `AXI4MonitorBuilder`), they'll get a no-implicit-clock error at this point, which isn't easy to track down. Chipyard worked around a similar problem with TileLink Monitors here: ucb-bar/chipyard#1868
Resolve no-implicit-clock error with AXI4 monitors
Support multiple ROMs
This is porting the same functionality from TLBuffer.
AXI4 buffer chain
This is because whole-register load/stores do not trap on vill
fix(SRAM.scala): change x_sel_1 RegNext to Reg(Bool())
Require EarlyVectorDecode to check vill internally
Tacit bp pr
PR #3740 is hitting CI issues due to `coursier/cache-action@v5` using a deprecated caching service.
Update GitHub actions
This operator coerces every right-hand-size element to drive a left-hand-size element, which is exactly the use-case for a monitor.
Use Connectable coercion operator to drive diplomatic monitors
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Related issue:
Type of change: bug report | feature request | other enhancement
Impact: no functional change | API addition (no impact on existing code) | API modification
Development Phase: proposal | implementation
Release Notes