Skip to content
View CoffeeTonight's full-sized avatar
  • Principal Engineer
  • Seoul, Korea
  • 07:29 (UTC +09:00)

Block or report CoffeeTonight

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@fossi-foundation
FOSSi Foundation fossi-foundation
The FOSSi Foundation exists to promote and protect the open source silicon chip movement.
@raysalemi
Ray Salemi raysalemi
I am the author of the UVM Primer and the Aerospace & Defense Solutions Manager at Siemens EDA DVT division.

Siemens EDA Boston, MA

@StanfordAHA
Stanford AHA! Agile Hardware Center StanfordAHA
Making hardware fun again

Stanford University

@B-Lang-org
B-Lang B-Lang-org
Open BSV/BH languages and tools
@litex-hub
LiteX-Hub litex-hub
LiteX Hub - Collaborative FPGA projects around LiteX
@kdy1
Donny/강동윤 kdy1
Creator of @swc-project and maintainer of next.js / turbopack ex @denoland

@vercel South korea

@samchon
Jeongho Nam samchon
The best programmer in Korea

Seoul, South Korea

@leonardt
Lenny Truong leonardt
Stanford CS PhD

SiFive

@riscv-android-src
RISC-V Android riscv-android-src
The Open-Standard Instruction Set Architecture

Switzerland

@ThePerfectComputer
Yehowshua Immanuel ThePerfectComputer
Dreaming of the perfect computer... Memory safe Rust kernel, GUI as beautiful as MacOS, Open source chip and firmware for DDR, PCI-e, and Eth PHY...
@llvm
LLVM llvm
This is the LLVM organization on GitHub for the LLVM Project: a collection of modular and reusable compiler and toolchain technologies.
@freecores
FreeCores freecores
A home for open source hardware cores
@Xilinx
Xilinx Xilinx
GitHub.Com/Xilinx/

San Jose, CA

@lowRISC
lowRISC lowRISC
Developing the Silicon Commons
@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@asicguy
Frank Bruno asicguy
FPGA Architect/ Design engineer with 30 years experience. Worked for SpaceX, Allston Trading and Number Nine.

Naperville, IL

@WilsonChen003
Wilson Chen WilsonChen003
an IC engineer with 22+ years on GPU & SOC. Interested on IP/ASIC/SOC arch & design & verification & flow

Shanghai

@OpenPOWERFoundation
OpenPOWER Foundation OpenPOWERFoundation
OpenPOWER Foundation - Public facing mirror

In the POWER Cloud

@openhwgroup
OpenHW Group openhwgroup

Ottawa, Ontario, Canada

@google
Google google
Google ❤️ Open Source

United States of America

@aolofsson
Andreas Olofsson aolofsson
Reducing the barrier to silicon at Zero ASIC. Formerly @ DARPA, Adapteva, Analog Devices, Texas Instruments.

Zero ASIC Corporation Cambridge, MA, USA

@siliconcompiler
siliconcompiler siliconcompiler
The Silicon Compiler Project
@dpretet
Damien Pretet dpretet
FPGA/ASIC Design Engineer

France

@mattvenn
Matt Venn mattvenn
Engineer and Science Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member.

Valencia, Spain

@bespoke-silicon-group
Bespoke Silicon Group bespoke-silicon-group
Accelerating productive, PPA-optimal HW Design
@librecores
LibreCores librecores
The community hub for free and open source silicon

Everywhere

@kactus2
kactus2

Tampere, Finland

@RayTracing
Ray Tracing in One Weekend RayTracing
Resources for The Ray Tracing in One Weekend Book Series
@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@vlang
The V Programming Language vlang
Simple, fast, safe, compiled language for developing maintainable software
@tudortimi
Tudor Timi tudortimi
Verification Engineer by day, Verification Gentleman by night.

Verification Gentleman