Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

drivers: ethernet: Add Xilinx AXI Enet driver #73986

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

drivers: ethernet: Add Xilinx AXI Enet driver #73986

wants to merge 1 commit into from
+1,040 −0

Commits on Oct 7, 2024

  1. drivers: ethernet: Add Xilinx AXI Enet driver 

    The Xilinx AXI Ethernet subsystem is commonly found in FPGA designs.
This patch adds a driver and device tree bindings for the Ethernet MAC
core and its MDIO controller.
The driver was tested on a RISC-V softcore in an FPGA design, with an
RGMII phy and Ethernet subsystem version 7.2 Rev. 14. Device tree
bindings match the device tree generated by Vitis hsi. Note that Vitis
generates one of the two included compatible strings depending on
version.

Signed-off-by: Eric Ackermann <eric.ackermann@cispa.de>
    @WorldofJARcraft
    WorldofJARcraft committed Oct 7, 2024
    Configuration menu
    Copy the full SHA
    3ae091e View commit details
    Browse the repository at this point in the history