soc: arm: nxp_imx: introduce ROM ramloader feature #61615
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
danieldegrasse
requested review from
dleach02 and
mmahadevan108
as code owners
zephyrbot
requested review from
DerekSnell,
EmilioCBen,
dbaluta,
decsny,
iuliana-prodan,
manuargue and
yvanderv
Contributor
Author
|
@galak, This PR is indented as an alternative to #55288. Since this feature would primarily be used to boot from FlexSPI within Zephyr (although the ROM bootloader does support additional boot sources), and the change here is primarily a software option, I enabled the functionality using an SOC specific Kconfig setting. |
The iMX RT bootrom allows the user to load images into RAM regions from flash by providing a correctly configured boot header. In particular, if the boot header contains a load address within RAM, the bootroom will automatically copy the image to the load address before executing it Introduce CONFIG_NXP_IMX_RT_ROM_RAMLOADER to enable this feature. This Kconfig will shift the LMA of a image built to run in a RAM region to reside in the default FlexSPI boot region, which allows the image to be loaded to the FlexSPI region using west. This is intended to simplify development of applications executing from RAM on iMX RT based systems. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
Add SRAM code region definition to RT5xx series SOC. The RT5xx shares SRAM partitions between the code and data bus, but a default allocation is chosen by the SOC level devicetree. The user can modify this allocation by changing the base address and size of the sram_code and sram0 regions in their board devicetree. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
Add SRAM code region definition to RT6xx series SOC. The RT6xx shares SRAM partitions between the code and data bus, but a default allocation is chosen by the SOC level devicetree. The user can modify this allocation by changing the base address and size of the sram_code and sram0 regions in their board devicetree. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
dleach02
approved these changes
Sep 15, 2023
DerekSnell
approved these changes
Sep 15, 2023
Contributor
DerekSnell
left a comment
DerekSnell
left a comment
There was a problem hiding this comment.
Very helpful! Thank you, @danieldegrasse
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
5 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The iMX RT bootrom allows the user to transparently load images into
RAM regions from flash at boot time by providing a correctly configured
boot header. In particular, if the boot header contains a load address within
RAM, the bootroom will automatically copy the image to the load address
before executing it.
Introduce CONFIG_NXP_IMX_RT_ROM_RAMLOADER to enable this feature. This
Kconfig will shift the LMA of a image built to run in a RAM region to
reside in the default FlexSPI boot region, which allows the image to be
loaded to the FlexSPI region using west. This is intended to simplify
development of applications executing from RAM on iMX RT based systems.
Signed-off-by: Daniel DeGrasse daniel.degrasse@nxp.com