Skip to content

Pull requests: verilog-to-routing/vtr-verilog-to-routing

New pull request New
Clear current search query, filters, and sorts
6 Open 509 Closed
6 Open 509 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[WIP] Tileable Routing Resource Graph Builder build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-make CMake/Make code lang-netlist lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions liblog libpugiutil libvtrutil Odin Odin II Logic Synthesis Tool: Unsorted item Parmys scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2135 opened Aug 16, 2022 by tangxifan Loading… updated Jun 11, 2025
7 of 19 tasks
WIP: Subtraction Fix in ODIN lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item Parmys
#2307 opened May 8, 2023 by navidjafarof Loading… updated Feb 14, 2024
1 of 7 tasks
1
WIP: Implement inout support into ODIN II lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-shell Shell scripts (bash etc.) Odin Odin II Logic Synthesis Tool: Unsorted item scripts Utility & Infrastructure scripts tests
#1292 opened May 1, 2020 by djns99 Loading… updated Jan 24, 2023
2 of 6 tasks
Enabled BLIF buffer elimination in preparation for InOuts lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item tests VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1520 opened Sep 1, 2020 by djns99 Loading… updated Jan 24, 2023
1 of 4 tasks
@sdamghan
8
Upgrade the Yosys+Odin-II Front-end Odin Odin II Logic Synthesis Tool: Unsorted item Yosys+Odin-II The Yosys+Odin-II synthesizer: the Yosys coarse-grained Tcl script and Odin-II partial mapping flow
#2148 opened Aug 29, 2022 by sdamghan Loading… updated Oct 5, 2022
2 of 7 tasks
13
WIP: clang-tidy fixes around const std::string references. ABC ABC Logic Optimization & Technology Mapping Tool external_libs libarchfpga Library for handling FPGA Architecture descriptions libpugiutil libvtrutil Odin Odin II Logic Synthesis Tool: Unsorted item VPR VPR FPGA Placement & Routing Tool
#1764 opened Jun 3, 2021 by mithro Loading… updated Jun 17, 2021
12
ProTip! Exclude everything labeled bug with -label:bug.