Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Unify htif implementation with firesim #683

Merged
merged 3 commits into from
Oct 12, 2020
Merged
Show file tree
Hide file tree
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Rename testchip_fesvr to testchip_tsi
  • Loading branch information
jerryz123 committed Oct 9, 2020
commit 0c46ed167633ebe948ac746f9e0eccd9ab69b361
4 changes: 2 additions & 2 deletions generators/utilities/src/main/scala/Simulator.scala
Original file line number Diff line number Diff line change
Expand Up @@ -83,8 +83,8 @@ object GenerateSimFiles extends App with HasGenerateSimConfig {
}
def resources(sim: Simulator): Seq[String] = Seq(
"/testchipip/csrc/SimSerial.cc",
"/testchipip/csrc/testchip_fesvr.cc",
"/testchipip/csrc/testchip_fesvr.h",
"/testchipip/csrc/testchip_tsi.cc",
"/testchipip/csrc/testchip_tsi.h",
"/testchipip/csrc/SimDRAM.cc",
"/testchipip/csrc/mm.h",
"/testchipip/csrc/mm.cc",
Expand Down