Skip to content

Issues: ucb-bar/chipyard

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
37 Open 153 Closed
37 Open 153 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

i want to build a customed SOC bitstream in chipyard /FPGA enhancement
#2102 opened Oct 28, 2024 by cinder023
2 tasks done
3
How to configure asynchronous reset enhancement
#2098 opened Oct 25, 2024 by AD738560581
2 tasks done
5
Add documentation for required dependencies and fix build-setup.sh issues enhancement
#2073 opened Oct 6, 2024 by StephenMoreOSU
2 tasks done
How to export my custom IO signals at RocketTile module to DigitalTop's IO? enhancement
#2046 opened Sep 14, 2024 by csgxiong
2 tasks done
2
How to Add a prefix at every module name when generating system verilog? enhancement
#2033 opened Sep 6, 2024 by csgxiong
2 tasks done
1
Verilator simulations can be made an order of magnitude faster enhancement
#2000 opened Aug 13, 2024 by mayyxeng
2 tasks done
3
RoCC Punch Trough Signal enhancement
#1987 opened Aug 9, 2024 by eric900115
2 tasks done
6
Bare Metal VCU118 capability (similar to Arty100T) and Update to VCU118 documentation enhancement
#1889 opened May 29, 2024 by BMorgan1296
2 tasks done
4
Chip bringup documentation? enhancement
#1861 opened Apr 23, 2024 by noahgaertner
2 tasks done
@T-K-233
How to Bring Core signals to DigitalTop enhancement
#1843 opened Apr 9, 2024 by ashu-bitspilani
2 tasks done
How to print the cycle along with the instruction being executed at that cycle in RTL simulation. enhancement
#1821 opened Mar 14, 2024 by YiKangOY
2 tasks done
'Debugging with JTAG' section incomplete in docs enhancement
#1811 opened Mar 5, 2024 by sebastianornelas
2 tasks done
@T-K-233
2
How can I add another AXI MMIO port in rocket chip environment? enhancement
#1799 opened Feb 25, 2024 by Sai-Manish
2 tasks done
1
./build-setup.sh should check for existence of the .conda-env before attempting to recreate it enhancement
#1777 opened Jan 31, 2024 by jerryz123
2 tasks done
2
Add Python support for uart_tsi enhancement
#1677 opened Dec 1, 2023 by T-K-233
2 tasks done
@T-K-233
2
Retire usage of deprecated SFC and use MFC exclusively enhancement
#1623 opened Oct 14, 2023 by oharboe
2 tasks done
11
Support for Xilinx KC705！ enhancement
#1622 opened Oct 12, 2023 by zzulb
2 tasks done
1
Tracing the instruction being executed from VCS simulation waveform enhancement
#1604 opened Sep 22, 2023 by YiKangOY
2 tasks done
1
How to Compile C code for Hwacha Compiler enhancement
#1470 opened May 10, 2023 by ashu-bitspilani
2 tasks done
Improve Xcelium support enhancement
#1405 opened Mar 16, 2023 by jerryz123
2 of 4 tasks
Partial verilog re-elaboration enhancement
#1350 opened Feb 17, 2023 by jerryz123
2 tasks done
1
Certain annotations are not getting deleted by SFC, resulting in compilation failures when running MFC enhancement
#1309 opened Jan 9, 2023 by joonho3020
2 tasks done
@joonho3020
Block level per cycle power using Voltus enhancement
#1262 opened Oct 19, 2022 by wit-impulse
2 tasks done
1
mill build support enhancement
#1255 opened Oct 15, 2022 by pxs7
2 tasks done
1
Latest docker image is version 1.5.0 enhancement
#1191 opened Jun 24, 2022 by pbert519
2 tasks done
1
ProTip! Exclude everything labeled bug with -label:bug.