Skip to content

Commit

Permalink
Add 16-core LargeBOOM config to firechip
Browse files Browse the repository at this point in the history
  • Loading branch information
albert-magyar committed Jan 13, 2021
1 parent 45d40eb commit eecb57d
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions generators/firechip/src/main/scala/TargetConfigs.scala
Original file line number Diff line number Diff line change
Expand Up @@ -200,3 +200,11 @@ class FireSimMulticlockRocketConfig extends Config(
new WithFireSimConfigTweaks ++
new chipyard.DividedClockRocketConfig)

//**********************************************************************************
// System with 16 LargeBOOMs that can be simulated with Golden Gate optimizations
// - Requires MTModels and MCRams mixins as prefixes to the platform config
// - May require larger build instances or JVM memory footprints
//*********************************************************************************/
class FireSim16LargeBoomConfig extends Config(
new boom.common.WithNLargeBooms(16) ++
new FireSimLargeBoomConfig)

0 comments on commit eecb57d

Please sign in to comment.