This is a simulation based VHDL code developed in Xilinx to demonstrate a 4-bit PN sequence generator.

Generates multi channels sounds from primitives

Hardware accelerator for Image processing in FPGA

Collection of lab exercises (prácticas) and code from various courses in the Industrial Engineer: Electronics-ICT program at the University of Antwerp. Organized by subject with VHDL and C++ as examples.