Extract and display Verilog port definitions in a clean CLI table for fast module inspection and documentation
cli parser eda rtl verilog-hdl filetree cli-tool verilog-parser utils-tools markdown-output port-extraction default-box-output repo-filetree-generator
-
Updated
Apr 15, 2026 - Lua