An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
-
Updated
Sep 22, 2025 - Verilog
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Altera Quartus project for Altera Cyclone III FPGA boards which uses one manager board and two worker boards to sort an array of numbers in parallel.
To associate your repository with the terasic-de0 topic, visit your repo's landing page and select "manage topics."