#
rv32imc
Here are 6 public repositories matching this topic...
Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
cpu verilog risc hdl pipeline-processor verilog-hdl risc-v rv32i verilog-snippets pipeline-cpu risc-processor riscv32 riscv-simulator rv32imc verilog-code riscv32im
-
Updated
May 29, 2020 - Verilog
C++ Instruction Set Simulator for RISC-V RV32IMC & custom SIMD instructions with cache and branch predictor models, C/ASM workloads, and Python analysis tools
emulator cache simd riscv performance-visualization performance-analysis risc-v instruction-set-simulator cache-simulator baremetal branch-prediction coremark rv32i branch-predictor dhrystone rv32im rv32imc dpi-c embench
-
Updated
Nov 2, 2025 - C++
5-stage pipelined RV32IM core in Verilog.
-
Updated
Oct 2, 2025 - Verilog
Improve this page
Add a description, image, and links to the rv32imc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rv32imc topic, visit your repo's landing page and select "manage topics."