A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.
vhdl verilog logic-gates modelsim verilog-hdl logic-circuit logical-gates quartus vhdl-code logical-circuits vhdl-examples verilog-project quartus2 verilog-code
-
Updated
May 24, 2024 - Verilog