SystemVerilog examples for a digital design course
-
Updated
Mar 30, 2021 - SystemVerilog
SystemVerilog examples for a digital design course
A collection of digital logic circuits
An implementation of the MaxNet network in Verilog, designed as a TA for the CAD course at the University of Tehran (Fall 2023)
Learning digital logic design and design verification using SystemVerilog.
Design of mips pipeline microprocessor architecture using system verilog
Add a description, image, and links to the logic-design topic page so that developers can more easily learn about it.
To associate your repository with the logic-design topic, visit your repo's landing page and select "manage topics."