Waveform Viewer Extension for VScode
-
Updated
Jul 23, 2026 - TypeScript
#
design-verification
Here are 81 public repositories matching this topic...
VIP for AXI Protocol
-
Updated
May 24, 2022 - SystemVerilog
VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration
-
Updated
Jul 25, 2026 - TypeScript
This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects
protocol verification eda rtl verilog systemverilog alu vlsi modelsim uvm verilog-hdl axi apb ahb verilog-project vlsi-design design-verification vlsi-project axi-lite system-verilog-testbench
-
Updated
May 23, 2026 - SystemVerilog
To design test bench of the APB protocol
-
Updated
Dec 30, 2020 - SystemVerilog
Firmware-driven dual-die RV32 chiplet SoC with GCC/ISS co-verification, DMA/AES offload, UPF 4.0 low-power intent, async CDC, real UVM, formal, and open-source coverage.
riscv systemverilog cdc formal-verification low-power verilator upf design-verification ucie librelane
-
Updated
Jul 18, 2026 - SystemVerilog
BDD Gherkin implementation in native SystemVerilog, based on UVM.
asic fpga bdd bdd-specs rtl verilog systemverilog uvm verilog-hdl bdd-framework asic-verification design-verification asic-design rtl-design soc-design soc-verification uvm-verification
-
Updated
Nov 16, 2024 - SystemVerilog
uvm examples and source code
-
Updated
Jun 12, 2022 - HTML
UVM Test bench for a 8-bit ALU
-
Updated
Dec 24, 2020 - SystemVerilog
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
python flash makefile verification uart risc testbench sdram sdram-controller cocotb cocotb-testing design-verification
-
Updated
Oct 15, 2023 - Verilog
-
Updated
Sep 3, 2024 - SCSS
This collection of verification diagrams is created to help educators, students, and engineers visualize complex hardware verification concepts. These illustrations transform complex concepts into understandable visuals.
design vhdl verification verilog systemverilog hdl uvm cocotb design-verification uvm-verification uvm-component wavechip opendv
-
Updated
Sep 27, 2025
Deterministic hardware verification engine that fails CI when connected components violate electrical or interface contracts.
embedded robotics hardware firmware verification eda ci-cd netlist electrical-engineering hardware-testing kicad-plugin electronics-engineering design-verification pcb-design electronics-tools kicad-pcb hardware-validation
-
Updated
May 9, 2026 - Go
Design DNA Phase 3 verification harness — scores fidelity (tokens, style, effects) and drives a correction loop until ship-ready.
-
Updated
Apr 12, 2026
Basic UVM Testbench to verify AXI stream spec design. Added a wishbone BFM to mimic Wishbone design.
-
Updated
Dec 5, 2023 - Verilog
Formal (VC Formal FPV) and UVM verification of an 8-lane mixed-precision INT8/BF16/NVFP4 dot-product core, with a shared SystemVerilog golden reference across assertions and scoreboards.
eda rtl systemverilog uvm formal-verification int8 sva dot-product questa hardware-verification mixed-precision design-verification bfloat16 nvfp4 vc-formal assume-guarantee
-
Updated
Jul 4, 2026 - SystemVerilog
Tabular digital waveform viewer as a TUI
-
Updated
Nov 18, 2023 - C++
Sleipnir is a tool for randomizing software data types in python. It is designed to help aid design verification of complex SoC designs. This repo contains the sleipnir tool and a set of examples.
-
Updated
Feb 19, 2025 - Python
design-and-verification-of-MCDF-phase3
-
Updated
Nov 17, 2021 - SystemVerilog
Improve this page
Add a description, image, and links to the design-verification topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the design-verification topic, visit your repo's landing page and select "manage topics."