Design and development of a complete RISC CPU with: five stage pipeline, forwarding, automatic hazard detection, BTB using LRU policy replacement, four-cycle hardware multiplier.
-
Updated
Dec 10, 2019 - VHDL
Design and development of a complete RISC CPU with: five stage pipeline, forwarding, automatic hazard detection, BTB using LRU policy replacement, four-cycle hardware multiplier.
Computer organisation and architecture assignments
Structure of Computer Systems course (3rd year, 1st semester)
Add a description, image, and links to the hazard-detection topic page so that developers can more easily learn about it.
To associate your repository with the hazard-detection topic, visit your repo's landing page and select "manage topics."