Fearless hardware design
-
Updated
Aug 20, 2025 - Verilog
#
hardware-accelerator
Here are 3 public repositories matching this topic...
A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
deep-neural-networks accelerator convolutional-neural-networks sparse-matrix gemm noc im2col hardware-accelerator eyeriss-v2
-
Updated
Jul 22, 2025 - Verilog
This repository provides a parameterized hardware implementation of a Posit Arithmetic Unit (PAU) written in Verilog. It supports addition, subtraction, multiplication, and division over configurable posit formats, and includes a full verification framework using a C++ golden reference model.
fpga rtl verilog systemverilog hdl posit posit-arithmetic hardware-accelerator hardware-design universal-number floating-point-alternative machine-learning-accelerator
-
Updated
Jul 25, 2025 - Verilog
Improve this page
Add a description, image, and links to the hardware-accelerator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the hardware-accelerator topic, visit your repo's landing page and select "manage topics."