A dedicated Verilog HDL practice space focused on designing, simulating, and documenting digital logic circuits using Xilinx Vivado. This repository aims to strengthen HDL fundamentals through clean code, structured testbenches, and visual outputs like schematics and timing diagrams.