#

baud-rate

Here are 4 public repositories matching this topic...

PashaBarahimi / Digital-Logic-Design-Lab-Experiments

Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.

fpga radix-4 function-generator baud-rate digital-logic-design clock-generator digital-logic-design-lab

Updated Aug 3, 2022
Verilog

mohadeseh-ghafoori / FPGA-Lab

codes of my IUT FPGA LAB

state-machine image-processing primitives verilog uart usart fifo median-filter microblaze baud-rate ft2232 sobel-filter matlabsimulink

Updated Nov 1, 2022
Verilog

MisaghM / Digital-Logic-Design-Lab-Experiments

Clock and UART Baud rate generation, radix-4 multiplier, function generator & accelerator wrappers.

fpga radix-4 function-generator baud-rate digital-logic-design clock-generator digital-logic-design-lab

Updated Aug 3, 2022
Verilog

flfl04 / UART_Verilog

UART 8-Bit Verilog Simple Realization

rtl questasim baud-rate

Updated Aug 20, 2024
Verilog

Improve this page

Add a description, image, and links to the baud-rate topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the baud-rate topic, visit your repo's landing page and select "manage topics."