Skip to content

Navigation Menu

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

mohadeseh-ghafoori / FPGA-Lab Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

codes of my IUT FPGA LAB

2 stars 0 forks Branches Tags Activity

Notifications

You must be signed in to change notification settings

Code
Issues
Pull requests
Actions
Projects
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Projects
Security
Insights

mohadeseh-ghafoori/FPGA-Lab

Folders and files

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
Exp1		Exp1
Exp2		Exp2
Exp3		Exp3
Exp4		Exp4
Exp5		Exp5
Exp6		Exp6

About

codes of my IUT FPGA LAB

Topics

state-machine image-processing primitives verilog uart usart fifo median-filter microblaze baud-rate ft2232 sobel-filter matlabsimulink

Stars

Watchers

Forks

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 93.5%
HTML 6.5%

Footer

© 2024 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.