Fixes and improvements in GIC driver #910
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kevinaboos
requested changes
Mar 28, 2023
kevinaboos
requested changes
Mar 29, 2023
kevinaboos
added a commit
that referenced
this pull request
Apr 4, 2023
* New `arm_boards` crate: per-board definitions for aarch64 builds
* The default is for QEMU's basic `virt` machine spec.
* Currently, this specifies the number of CPUs, their IDs, and
the interrupt controller configuration including one GIC
redistributor base address per core.
* The `gic` crate now uses this instead of defining its own
internal configuration values specific to QEMU.
* `multicore_bringup` now uses the list of `CpuId`s from
the selected ARM board configuration.
* The redistributor initialization routine code now enables
the dispatch of "1 of N"-distributed SPIs.
* All CPUs' redistributors are now initialized by the
bootstrap processor as part of `interrupts::init()`.
* Incorporates two fixes from #910:
* Fix a bug in `get_spi_target` & `set_spi_target` where
an atomic u32 read/write was used to manipulate a
u64 MMIO register.
* Introduce `Offset32` and `Offset64` types to distinguish
32-bit and 64-bit registers more clearly.
Co-authored-by: Kevin Boos <kevinaboos@gmail.com>
github-actions bot
pushed a commit
that referenced
this pull request
Apr 4, 2023
* New `arm_boards` crate: per-board definitions for aarch64 builds
* The default is for QEMU's basic `virt` machine spec.
* Currently, this specifies the number of CPUs, their IDs, and
the interrupt controller configuration including one GIC
redistributor base address per core.
* The `gic` crate now uses this instead of defining its own
internal configuration values specific to QEMU.
* `multicore_bringup` now uses the list of `CpuId`s from
the selected ARM board configuration.
* The redistributor initialization routine code now enables
the dispatch of "1 of N"-distributed SPIs.
* All CPUs' redistributors are now initialized by the
bootstrap processor as part of `interrupts::init()`.
* Incorporates two fixes from #910:
* Fix a bug in `get_spi_target` & `set_spi_target` where
an atomic u32 read/write was used to manipulate a
u64 MMIO register.
* Introduce `Offset32` and `Offset64` types to distinguish
32-bit and 64-bit registers more clearly.
Co-authored-by: Kevin Boos <kevinaboos@gmail.com> d2ed7ac
NathanRoyer
force-pushed
the
gic-improvements
branch
from
88ab729
to
25e20a7
Compare
kevinaboos
requested changes
Apr 5, 2023
kevinaboos
approved these changes
Apr 6, 2023
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Small changes to the
giccrate:SpiDestination&IpiTargetCpu, which were previouslyTargetCpuTryFrom<u64>forMpidrValueto identify existing CPUs based on GIC register contents