Skip to content

Actions: sergeykhbr/riscv_vhdl

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
54 workflow runs
54 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[!] fix sv names missmatch after rtlgen upgrade build #58: Commit b5de93b pushed by sergeykhbr
October 30, 2024 19:07 5m 38s master
master
October 30, 2024 19:07 5m 38s
[+] Update systemVerilog rtl generator to support multiple clock and … build #57: Commit 0874c3a pushed by sergeykhbr
October 30, 2024 16:29 5m 43s master
master
October 30, 2024 16:29 5m 43s
[*] Update SystemC model after rtlgen upgrade to support multiple res… build #56: Commit 70ede88 pushed by sergeykhbr
October 28, 2024 21:31 5m 38s master
master
October 28, 2024 21:31 5m 38s
[*] minor syntax changes in systemc build #55: Commit adefeb9 pushed by sergeykhbr
December 21, 2023 10:54 5m 44s master
master
December 21, 2023 10:54 5m 44s
[*] Add .read() operation for an input and signals variables in syste… build #54: Commit a3589d9 pushed by sergeykhbr
December 15, 2023 20:25 5m 25s master
master
December 15, 2023 20:25 5m 25s
Merge branch 'master' of https://github.com/sergeykhbr/riscv_vhdl build #53: Commit 434a100 pushed by sergeykhbr
December 15, 2023 18:34 5m 46s master
master
December 15, 2023 18:34 5m 46s
[*] Comment fixed build #52: Commit aec40dd pushed by sergeykhbr
December 15, 2023 11:03 5m 32s master
master
December 15, 2023 11:03 5m 32s
[+] Fix in rtlgen to add skipped include statement with target_cfg.h … build #51: Commit 10766a1 pushed by sergeykhbr
December 12, 2023 20:45 5m 28s master
master
December 12, 2023 20:45 5m 28s
[*] minor changes: packages import order has been changed build #50: Commit 231ce17 pushed by sergeykhbr
December 10, 2023 21:17 5m 37s master
master
December 10, 2023 21:17 5m 37s
[!] Fix verilog build errors. Run asic_sim successfully build #49: Commit ac92e5b pushed by sergeykhbr
December 10, 2023 21:00 5m 48s master
master
December 10, 2023 21:00 5m 48s
[*] update systemc with the latest rtlgen generated code: 0ull consta… build #48: Commit 0a8ed6d pushed by sergeykhbr
December 10, 2023 20:41 5m 15s master
master
December 10, 2023 20:41 5m 15s
[*] regenerate system verilog with the new version of rtlgen generator build #47: Commit f179595 pushed by sergeykhbr
December 10, 2023 20:35 5m 15s master
master
December 10, 2023 20:35 5m 15s
[+] Add constructor to initialize all member variable for the interfa… build #46: Commit b3ee236 pushed by sergeykhbr
December 9, 2023 22:17 5m 49s master
master
December 9, 2023 22:17 5m 49s
[*] rtlgen generator was significantly updated, new structure, better… build #45: Commit e768492 pushed by sergeykhbr
December 9, 2023 21:37 6m 5s master
master
December 9, 2023 21:37 6m 5s
[*] rtlgen updates: dependency file tracker was modified, so include … build #44: Commit 9c78886 pushed by sergeykhbr
December 3, 2023 15:17 5m 33s master
master
December 3, 2023 15:17 5m 33s
[!] Fix clint: structure members are used as a triggers without sc_si… build #43: Commit df39bbe pushed by sergeykhbr
November 29, 2023 20:51 5m 25s master
master
November 29, 2023 20:51 5m 25s
[*] rtlgen upgrade: fixed unnecesary empty lines in code (no function… build #42: Commit 59ddccf pushed by sergeykhbr
November 29, 2023 11:04 7m 5s master
master
November 29, 2023 11:04 7m 5s
[*] rtlgen updates: improved sensitivity list generation and VCD trac… build #41: Commit 69253f9 pushed by sergeykhbr
November 28, 2023 10:09 5m 41s master
master
November 28, 2023 10:09 5m 41s
[!] rtlgen fix: destructors did not properly generate for the array o… build #40: Commit 27af9d8 pushed by sergeykhbr
November 26, 2023 22:03 5m 19s master
master
November 26, 2023 22:03 5m 19s
[*] Make codeid generic parameter in TAP as template in sysc build #39: Commit 8994714 pushed by sergeykhbr
November 26, 2023 14:32 5m 38s master
master
November 26, 2023 14:32 5m 38s
[!] Fix CI systemc build error build #38: Commit 831c6cd pushed by sergeykhbr
November 25, 2023 22:15 5m 37s master
master
November 25, 2023 22:15 5m 37s
[*] Add CFG_DMI_TAP_ID config parameter into river_cfg build #37: Commit 01022bb pushed by sergeykhbr
November 25, 2023 18:13 2m 3s master
master
November 25, 2023 18:13 2m 3s
[*] rtlgen update: initialization updated now applied to systemc (as … build #36: Commit 77547ee pushed by sergeykhbr
November 25, 2023 16:19 5m 20s master
master
November 25, 2023 16:19 5m 20s
[*] rtlgen update: improved handling of bit width and allzero initial… build #35: Commit 16ed9ac pushed by sergeykhbr
November 25, 2023 16:04 5m 24s master
master
November 25, 2023 16:04 5m 24s
[*] rtlgen code generator implements sorting modules by vhdl library … build #34: Commit c0d8720 pushed by sergeykhbr
November 24, 2023 13:25 7m 22s master
master
November 24, 2023 13:25 7m 22s