Skip to content

ex_stage: Fix type of C_DIV#2

Merged
bluewww merged 1 commit intopulpissimo-v3.4.0-devfrom
fix-ex_stage-fpu-type
Mar 30, 2021
Merged

ex_stage: Fix type of C_DIV#2
bluewww merged 1 commit intopulpissimo-v3.4.0-devfrom
fix-ex_stage-fpu-type

Conversation

@andreaskurth
Copy link

Without this explicit type annotation, Vivado 2020.2 fails to synthesize this code -- although the SystemVerilog standard states "A parameter declaration with no type or range specification shall default to the type and range of the final value assigned to the parameter [...]" (Section 6.20.2 in IEEE 1800-2012).

Without this explicit type annotation, Vivado 2020.2 fails to synthesize
this code -- although the SystemVerilog standard states "A parameter
declaration with no type or range specification shall default to the
type and range of the final value assigned to the parameter [...]"
(Section 6.20.2 in IEEE 1800-2012).
@bluewww
Copy link
Collaborator

bluewww commented Mar 30, 2021

another workaround for vivado... well LGTM

@bluewww bluewww merged commit d3cc931 into pulpissimo-v3.4.0-dev Mar 30, 2021
@bluewww
Copy link
Collaborator

bluewww commented Mar 30, 2021

Please remove the branch once you don't need it anymore

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants