We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 56da625 commit ccb9960Copy full SHA for ccb9960
README.md
@@ -1,5 +1,5 @@
1
# Dynamic pattern detector using verilog
2
-A project to implement dynamic pattern detector using verilog in different ways.
+A project to implement and test dynamic pattern detector using verilog in different ways.
3
- Dynamic pattern detector with variable number of bits in implicit style fsm.
4
- Dynamic 3 bit pattern detector in explicit style fsm.
5
0 commit comments