mohamedtareq24 / ASIC_implementation_of_PULPino_SoC Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

My Graduation Project for BSc of Engineering Ain Shams Uni which is ASIC implementation of PULPino SoC based on the cv32e40p (RISCY) core sponserd by ICpedia using Synopsys tools

ic-pedia.com

2 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 20 Commits
1_syn		1_syn
2_floorplan		2_floorplan
3_powerplan		3_powerplan
4_place		4_place
5_cts		5_cts
6_routing		6_routing
7_chipfinishing		7_chipfinishing
CLIBs		CLIBs
GDSII		GDSII
analysis		analysis
defines		defines
rtl		rtl
.gitignore		.gitignore
README.md		README.md

Repository files navigation

AISC Implementation of PULPino SoC

About

My Graduation Project for BSc of Engineering Ain Shams Uni which is ASIC implementation of PULPino SoC based on the cv32e40p (RISCY) core sponserd by ICpedia using Synopsys tools

ic-pedia.com

asic risc-v pnr synopsys-dc synopsys-iccii

Report repository

Releases

No releases published

Packages

No packages published

Languages