Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[rv_dm,dv] Improve modelling of system bringup in ndmreset sequence #24534

Merged
merged 1 commit into from
Oct 1, 2024

Conversation

rswarbrick
Copy link
Contributor

@rswarbrick rswarbrick commented Sep 6, 2024

This is spurred by a hole in conditional coverage where the following condition doesn't see the state where reset_req_en is not asserted.

  assign ndmreset_ack = ndmreset_pending_q &&
                        lc_rst_pending_q &&
                        !ndmreset_req &&
                        !lc_rst_asserted &&
                        reset_req_en;

Thinking about it, we'd expect that to happen! So make it happen.

This is spurred by a hole in conditional coverage where the following
condition doesn't see the state where reset_req_en is not asserted.

  assign ndmreset_ack = ndmreset_pending_q &&
                        lc_rst_pending_q &&
                        !ndmreset_req &&
                        !lc_rst_asserted &&
                        reset_req_en;

Thinking about it, we'd expect that to happen! So make it happen.

Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>
@rswarbrick rswarbrick added Component:DV DV issue: testbench, test case, etc. IP:rv_dm labels Sep 6, 2024
@rswarbrick rswarbrick requested a review from a team as a code owner September 6, 2024 18:13
@rswarbrick rswarbrick requested review from hcallahan-lowrisc and removed request for a team September 6, 2024 18:13
@rswarbrick rswarbrick merged commit 06926ce into lowRISC:master Oct 1, 2024
38 of 40 checks passed
@rswarbrick rswarbrick deleted the rv-dm-ndmreset-coverage-hole branch October 1, 2024 10:28
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:DV DV issue: testbench, test case, etc. IP:rv_dm
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants