Skip to content

[RISCV][NFC] Cleanup SCR1 sched model #96088

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 20, 2024
Merged

[RISCV][NFC] Cleanup SCR1 sched model #96088

merged 1 commit into from
Jun 20, 2024

Conversation

asi-sc
Copy link
Contributor

@asi-sc asi-sc commented Jun 19, 2024

Related to #95948

@asi-sc asi-sc requested a review from topperc June 19, 2024 16:23
@llvmbot
Copy link
Member

llvmbot commented Jun 19, 2024

@llvm/pr-subscribers-backend-risc-v

Author: Anton Sidorenko (asi-sc)

Changes

Related to #95948


Full diff: https://github.com/llvm/llvm-project/pull/96088.diff

1 Files Affected:

  • (modified) llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td (-2)
diff --git a/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td b/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td
index 84417c11abe5e..dc20fdcea4d78 100644
--- a/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td
+++ b/llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td
@@ -101,8 +101,6 @@ def : ReadAdvance<ReadIRem, 0>;
 def : ReadAdvance<ReadIRem32, 0>;
 def : ReadAdvance<ReadIMul, 0>;
 def : ReadAdvance<ReadIMul32, 0>;
-def : ReadAdvance<ReadSFBJmp, 0>;
-def : ReadAdvance<ReadSFBALU, 0>;
 
 //===----------------------------------------------------------------------===//
 // Unsupported extensions

@asi-sc asi-sc merged commit d4bfc4a into llvm:main Jun 20, 2024
9 checks passed
AlexisPerry pushed a commit to llvm-project-tlp/llvm-project that referenced this pull request Jul 9, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants