🙂
University of Science and Technology of China
-
University of Science and Technology of China
- A
-
15:33
(UTC -12:00)
Highlights
- Pro
Popular repositories Loading
-
verilog_guess-number
verilog_guess-number PublicA project that accomplish a simple game.Please use vivado.etc to generate bitstream or use existed bit file,then you can play your game!
Verilog 1
-
Pipeline-CPU
Pipeline-CPU PublicImplementing Pipelined CPU Based on Verilog and Running on FPGA Platform
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.