Skip to content

Conversation

@xiaokamikami
Copy link
Collaborator

No description provided.

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 11 times, most recently from 86f855c to 13a173e Compare October 27, 2025 10:06
@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 17 times, most recently from 1816568 to 5c3010c Compare November 10, 2025 02:19
@github-actions
Copy link

Hierarchical utilization section not found.

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 2 times, most recently from 9afa948 to cdbc8c4 Compare November 11, 2025 09:33
@github-actions
Copy link

Vivado Hierarchical utilization: section missing or extract failed. Please check the job logs for runme.log output.

@github-actions
Copy link

Vivado Hierarchical utilization: section missing or extract failed. Please check the job logs for runme.log output.

@github-actions
Copy link

Vivado Hierarchical utilization: section missing or extract failed. Please check the job logs for runme.log output.

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 6 times, most recently from bb01c23 to 0b86fc8 Compare November 12, 2025 06:03
@github-actions
Copy link

Vivado Hierarchical utilization:

---- Hierarchical utilization (filtered, max depth: 4) ----
| Date         : Wed Nov 12 15:00:12 2025
| Host         : open01 running 64-bit Ubuntu 22.04.5 LTS
|                                                                        Instance                                                                       |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
| fpga_top_debug                                                                                                                                        |                                                                                         (top) |     204517 |     185858 |   14926 | 3733 | 170669 |    140 |     20 |    4 |         19 |
|   (fpga_top_debug)                                                                                                                                    |                                                                                         (top) |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|   core_def                                                                                                                                            |                                                                                      core_def |     204394 |     185735 |   14926 | 3733 | 170403 |    140 |     20 |    4 |         19 |
|     (core_def)                                                                                                                                        |                                                                                      core_def |        711 |        711 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     CFG_AXI_bridge_i                                                                                                                                  |                                                                                    AXI_bridge |       3998 |       3591 |     296 |  111 |   5061 |      0 |      0 |    0 |          0 |
|       (CFG_AXI_bridge_i)                                                                                                                              |                                                                                    AXI_bridge |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       axi_apb_bridge_0                                                                                                                                |                                                                 AXI_bridge_axi_apb_bridge_0_0 |         85 |         85 |       0 |    0 |    142 |      0 |      0 |    0 |          0 |
|       axi_interconnect_0                                                                                                                              |                                                               AXI_bridge_axi_interconnect_0_0 |       3538 |       3150 |     296 |   92 |   4610 |      0 |      0 |    0 |          0 |
|       axi_uart16550_0                                                                                                                                 |                                                                  AXI_bridge_axi_uart16550_0_0 |        367 |        348 |       0 |   19 |    309 |      0 |      0 |    0 |          0 |
|     RTC_CLK_CTRL                                                                                                                                      |                                                                               fpga_clock_gate |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     SOC_CLK_CTRL                                                                                                                                      |                                                                             fpga_clock_gate_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     U_CPU_TOP                                                                                                                                         |                                                                                SimTop_wrapper |     113409 |     104097 |    9312 |    0 |  71703 |     17 |     13 |    4 |         16 |
|       (U_CPU_TOP)                                                                                                                                     |                                                                                SimTop_wrapper |        121 |        121 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       u_SimTop                                                                                                                                        |                                                                                        SimTop |     113288 |     103976 |    9312 |    0 |  71703 |     17 |     13 |    4 |         16 |
|     U_JTAG_DDR_SUBSYS                                                                                                                                 |                                                                       jtag_ddr_subsys_wrapper |      25640 |      21383 |    2680 | 1577 |  34281 |     46 |      7 |    0 |          3 |
|       (U_JTAG_DDR_SUBSYS)                                                                                                                             |                                                                       jtag_ddr_subsys_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       jtag_ddr_subsys_i                                                                                                                               |                                                                               jtag_ddr_subsys |      25640 |      21383 |    2680 | 1577 |  34281 |     46 |      7 |    0 |          3 |
|     U_SYS_CFG                                                                                                                                         |                                                                                        syscfg |          4 |          4 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|     data_bridge_i                                                                                                                                     |                                                                                   data_bridge |       2920 |       2760 |       0 |  160 |   4093 |      0 |      0 |    0 |          0 |
|       (data_bridge_i)                                                                                                                                 |                                                                                   data_bridge |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       axi_interconnect_0                                                                                                                              |                                                              data_bridge_axi_interconnect_0_0 |       2920 |       2760 |       0 |  160 |   4093 |      0 |      0 |    0 |          0 |
|     u_rom                                                                                                                                             |                                                                                 blk_mem_gen_0 |        134 |        134 |       0 |    0 |     70 |      1 |      0 |    0 |          0 |
|       (u_rom)                                                                                                                                         |                                                                                 blk_mem_gen_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       U0                                                                                                                                              |                                                                            blk_mem_gen_v8_4_4 |        134 |        134 |       0 |    0 |     70 |      1 |      0 |    0 |          0 |
|     u_xdma_axi4lite_bar                                                                                                                               |                                                                              XDMA_AXI4LiteBar |        109 |        109 |       0 |    0 |    332 |      0 |      0 |    0 |          0 |
|     xdma_ep_i                                                                                                                                         |                                                                                       xdma_ep |      57467 |      52944 |    2638 | 1885 |  54841 |     76 |      0 |    0 |          0 |
|       (xdma_ep_i)                                                                                                                                     |                                                                                       xdma_ep |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       axi_interconnect_0                                                                                                                              |                                                                  xdma_ep_axi_interconnect_0_0 |         54 |         54 |       0 |    0 |    372 |      0 |      0 |    0 |          0 |
|       axis_interconnect_0                                                                                                                             |                                                                 xdma_ep_axis_interconnect_0_0 |        723 |        387 |     336 |    0 |   2457 |      0 |      0 |    0 |          0 |
|       util_ds_buf_0                                                                                                                                   |                                                                       xdma_ep_util_ds_buf_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|       xdma_0                                                                                                                                          |                                                                              xdma_ep_xdma_0_0 |      56690 |      52503 |    2302 | 1885 |  52012 |     76 |      0 |    0 |          0 |
|     xilnx_crg                                                                                                                                         |                                                                                     xilnx_crg |          1 |          1 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|       devclk_rstn                                                                                                                                     |                                                                                      RST_SYNC |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       pclk_slow_rstn                                                                                                                                  |                                                                                    RST_SYNC_1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|       sysclk_rstn                                                                                                                                     |                                                                                    RST_SYNC_2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       tmclk_rstn                                                                                                                                      |                                                                                    RST_SYNC_3 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|   dbg_hub                                                                                                                                             |                                                                                    dbg_hub_CV |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|   u_cpu_rstn                                                                                                                                          |                                                                               button_debounce |         16 |         16 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|   u_vio                                                                                                                                               |                                                                                         vio_0 |        102 |        102 |       0 |    0 |    237 |      0 |      0 |    0 |          0 |
|     (u_vio)                                                                                                                                           |                                                                                         vio_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|     inst                                                                                                                                              |                                                                         vio_0_vio_v3_0_19_vio |        102 |        102 |       0 |    0 |    237 |      0 |      0 |    0 |          0 |
|       (inst)                                                                                                                                          |                                                                         vio_0_vio_v3_0_19_vio |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|       DECODER_INST                                                                                                                                    |                                                                     vio_0_vio_v3_0_19_decoder |         13 |         13 |       0 |    0 |     48 |      0 |      0 |    0 |          0 |
|       PROBE_OUT_ALL_INST                                                                                                                              |                                                               vio_0_vio_v3_0_19_probe_out_all |         12 |         12 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|       U_XSDB_SLAVE                                                                                                                                    |                                                                      vio_0_xsdbs_v1_0_2_xsdbs |         77 |         77 |       0 |    0 |    161 |      0 |      0 |    0 |          0 |

@github-actions
Copy link

Current result (nutshell) - 2025-11-12 17:16

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113409 104097 9312 0 71703 17 13 4 16
nutcore NutCore 16539 16379 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 69139 69139 0 0 32175 0 0 0 0

Archive: no previous record found (first run or less than one day)

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 2 times, most recently from 35ac741 to 0ac1860 Compare November 13, 2025 02:51
@github-actions
Copy link

Current result (nutshell) - 2025-11-13 11:46

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113341 (2.8%) 104029 9312 0 69579 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68495 (1.7%) 68495 0 0 30051 0 0 0 0

Archive: no previous record found (first run or less than one day)

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 2 times, most recently from 75958f0 to 24de448 Compare November 26, 2025 08:31
@github-actions
Copy link

Current result (nutshell) - 2025-11-26 17:25

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

Archive (latest, 20251113)

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113341 (2.8%) 104029 9312 0 69579 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68495 (1.7%) 68495 0 0 30051 0 0 0 0

@xiaokamikami xiaokamikami force-pushed the fpga_imp_ci branch 2 times, most recently from c4dcf01 to 4f81381 Compare November 27, 2025 02:56
@github-actions
Copy link

Current result (nutshell) - 2025-11-27 17:49

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

Archive (latest, 20251126)

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

@github-actions
Copy link

github-actions bot commented Dec 2, 2025

Current result (nutshell) - 2025-12-02 11:31

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

Archive (latest, 20251127)

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

@github-actions
Copy link

github-actions bot commented Dec 2, 2025

Current result (nutshell) - 2025-12-02 12:18

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

Archive (latest, 20251127)

Instance Module Total LUTs Logic LUTs LUTRAMs SRLs FFs RAMB36 RAMB18 URAM DSP Blocks
U_CPU_TOP SimTop_wrapper 113378 (2.8%) 104066 9312 0 69578 17 13 4 16
nutcore NutCore 17115 (0.4%) 16955 160 0 20993 17 9 0 16
difftest_host HostEndpoint 25271 (0.6%) 16119 9152 0 16076 0 0 0 0
endpoint GatewayEndpoint 68532 (1.7%) 68532 0 0 30050 0 0 0 0

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants